# Single Inverter with Open Drain Outputs

The NL17SZ06 is a high performance single inverter with open drain outputs operating from a 1.65 to 5.5 V supply.

The Output stage is open drain with Over Voltage Tolerance. This allows the NL17SZ06 to be used to interface 5.0 V circuits to circuits of any voltage between 0 and +7.0 V.

#### **Features**

- Tiny SOT-353 and SOT-553 Packages
- Extremely High Speed:  $t_{PD}$  2.5 ns (typical) at  $V_{CC} = 5.0 \text{ V}$
- Designed for 1.65 V to 5.5 V V<sub>CC</sub> Operation, CMOS Compatible
- Over Voltage Tolerant Inputs  $V_{IN}$  may be Between 0 and 7.0 V for  $V_{CC}$  Between 0.5 and 5.4 V
- TTL Compatible Interface Capability with 5.0 V TTL Logic with  $V_{CC}$  = 2.7 V to 3.6 V
- LVCMOS Compatible
- 24 mA Output Sink Capability, Pullup may be between 0 and 7.0 V
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- Chip Complexity: FET = 20
- Pb-Free Packages are Available




Figure 1. Pinout (Top View)



Figure 2. Logic Symbol



# ON Semiconductor®

http://onsemi.com



SOT-353/SC70-5/SC-88A DF SUFFIX CASE 419A



LF M•

LF = Specific Device Marking

M = Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)\*Date Code orientation and/or position may vary depending upon manufacturing location.



SOT-553 XV5 SUFFIX CASE 463B



LF = Specific Device Marking

M = Date Code

## PIN ASSIGNMENT

Pin	Function
1	NC
2	IN A
3	GND
4	OUT ₹
5	V <sub>cc</sub>

#### **FUNCTION TABLE**

A Input	₹ Output
L	Z
Н	L

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol		Characteristics	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		$-0.5 \leq V_{I} \leq +7.0$	V
Vo	DC Output Voltage	Output in Z or LOW State (Note 1)	$-0.5 \leq V_O \leq 7.0$	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>I</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>O</sub> < GND	-50	mA
Io	DC Output Sink Current		±50	mA
I <sub>CC</sub>	DC Supply Current Per Supp	oly Pin	±100	mA
I <sub>GND</sub>	DC Ground Current Per Gro	und Pin	±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
P <sub>D</sub>	Power Dissipation in Still Air	SOT-353 SOT-553	186 135	mW
$\theta_{\sf JA}$	Thermal Resistance	SOT-353 SOT-553	350 496	°C/W
TL	Lead Temperature, 1 mm fro	m Case for 10 Seconds	260	°C
TJ	Junction Temperature Under	Bias	+150	°C
I <sub>Latch-Up</sub>	Latchup Performance	Above V <sub>CC</sub> and Below GND at 85°C (Note 5)	±500	mA
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
ESD	ESD Classification	Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	Class IC Class A N/A	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- I<sub>O</sub> absolute maximum rating must be observed.
   Tested to EIA/JESD22-A114-A, rated to EIA/JESD22-A114-B.
   Tested to EIA/JESD22-A115-A, rated to EIA/JESD22-A115-A.
- Tested to JESD22-C101-A.
   Tested to EIA/JESD78.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>CC</sub>	Supply Voltage	Operating Data Retention Only	1.65 1.5	5.5 5.5	V
VI	Input Voltage		0	5.5	V
V <sub>O</sub>	Output Voltage	(Z or LOW State)	0	5.5	V
T <sub>A</sub>	Operating Free-Air Temperature		-55	+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0	20 10 5	ns/V

## DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	Т	A = 25°	С	-55°C ≤ T		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	High-Level Input Voltage		1.65 to 1.95 2.3 to 5.5	0.75 V <sub>CC</sub> 0.7 V <sub>CC</sub>			0.75 V <sub>CC</sub> 0.7 V <sub>CC</sub>		V
V <sub>IL</sub>	Low-Level Input Voltage		1.65 to 1.95 2.3 to 5.5			0.25 V <sub>CC</sub> 0.3 V <sub>CC</sub>		0.25 V <sub>CC</sub> 0.3 V <sub>CC</sub>	V
I <sub>LKG</sub>	Z-State Output Leakage Current	$V_{IN} = V_{IL}$ $V_{OUT} = V_{CC}$ or GND	2.3 to 5.5			±5.0		±10.0	μА
V <sub>OL</sub>	Low-Level Output	I <sub>OL</sub> = 100 μA	1.65 to 5.5		0.0	0.1		0.1	V
	Voltage V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 4 mA	1.65		0.08	0.24		0.24	
		I <sub>OL</sub> = 8 mA	2.3		0.22	0.3		0.3	
		I <sub>OL</sub> = 12 mA	2.7		0.22	0.4		0.4	
		I <sub>OL</sub> = 16 mA	3.0		0.28	0.4		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.38	0.55		0.55	•
		I <sub>OL</sub> = 32 mA	4.5		0.42	0.55		0.55	•
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> or V <sub>OUT</sub> = V <sub>CC</sub> or GND	0 to 5.5			± 0.1		±1.0	μΑ
I <sub>OFF</sub>	Power Off-Output Leakage Current	V <sub>OUT</sub> = 5.5 V	0			1.0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5			1.0		10	μΑ

# AC ELECTRICAL CHARACTERISTICS $t_R$ = $t_F$ = 2.5 ns; $C_L$ = 50 pF; $R_L$ = 500 $\Omega$

				T <sub>A</sub> = 25°C			-55°C ≤ T		
Symbol	Parameter	Condition	V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	Unit
t <sub>PZL</sub>	Propagation Delay	$R_{L} = R_1 = 500 \Omega, C_L = 50 pF$	1.65	0.8	5.3	11.6	0.8	12.0	ns
(Figure 3 and 4)			2.5 ± 0.2	0.8	3.0	3.6	0.8	4.1	
			$3.3 \pm 0.3$	0.8	2.4	3.2	0.8	3.7	
			5.0 ± 0.5	0.5	2.4	3.0	0.5	3.5	
t <sub>PLZ</sub>	Propagation Delay	$R_{L} = R_1 = 500 \Omega, C_L = 50 pF$	1.65	0.8	5.3	11.6	0.8	12.0	ns
	(Figure 3 and 4)		2.5 ± 0.2	0.8	2.5	3.6	0.8	4.1	
			3.3 ± 0.3	0.8	2.1	3.2	0.8	3.7	
			5.0 ± 0.5	0.5	1.2	3.0	0.5	3.5	

## **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 5.5 V, $V_I$ = 0 V or $V_{CC}$	>2.5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC}$ = 5.5 V, $V_I$ = 0 V or $V_{CC}$	4.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 6)	10 MHz, $V_{CC}$ = 5.5 V, $V_{I}$ = 0 V or $V_{CC}$	4.0	pF

<sup>6.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no–load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .





Figure 3. Switching Waveforms



 $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 4. Test Circuit

# **DEVICE ORDERING INFORMATION**


		Device Nomenclature							
Device Order Number	Logic Circuit Indicator	No. of Gates per Package	Temp Range Identifier	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Tape and Reel Size <sup>†</sup>
NL17SZ06DFT2	NL	1	7	SZ	06	DF	T2	SOT-353/ SC70-5/ SC-88A	178 mm (7") 3000 Unit
NL17SZ06DFT2G	NL	1	7	SZ	06	DF	T2	SOT-353/ SC70-5/ SC-88A (Pb-Free)	178 mm (7") 3000 Unit
NL17SZ06XV5T2	NL	1	7	SZ	06	XV5	T2	SOT-553*	178 mm (7") 4000 Unit


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>All Devices in Package SOT553 are Inherently Pb-Free.

# **PACKAGE DIMENSIONS**

SOT-353 (SC-88A, SC-70) **DF SUFFIX** CASE 419A-02 **ISSUE J** 







# NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: INCH.

  3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.

  4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
C	0.031	0.043	0.80	1.10	
D	0.004	0.012	0.10	0.30	
G	0.026	BSC	0.65 BSC		
Н		0.004		0.10	
J	0.004	0.010	0.10	0.25	
K	0.004	0.012	0.10	0.30	
N	0.008 REF		0.20 REF		
S	0.079	0.087	2.00	2.20	


# **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

SOT-553 **XV5 SUFFIX** CASE 463B-01 **ISSUE B** 




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETERS MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	M	ILLIMETE	RS	INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.50	0.55	0.60	0.020	0.022	0.024	
b	0.17	0.22	0.27	0.007	0.009	0.011	
С	0.08	0.13	0.18	0.003	0.005	0.007	
D	1.50	1.60	1.70	0.059	0.063	0.067	
E	1.10	1.20	1.30	0.043	0.047	0.051	
е		0.50 BSC			0.020 BSC		
L	0.10	0.20	0.30	0.004	0.008	0.012	
HE	1.50	1.60	1.70	0.059	0.063	0.067	

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and war engineer trademarks of semiconductor components industries, Ite (SciLLC) solitate services are injective to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative